Re: [RFC PATCH v1 3/4] KVM: arm64: GICv4.1: Restore VLPI's pending state to physical side

On 2020/12/1 20:15, Shenming Lu wrote:

On 2020/12/1 19:50, Marc Zyngier wrote:

quoted

On 2020-12-01 11:40, Shenming Lu wrote:

quoted

On 2020/12/1 18:55, Marc Zyngier wrote:

quoted

On 2020-11-30 07:23, Shenming Lu wrote:

Hi Shenming,

quoted

We are pondering over this problem these days, but still don't get a
good solution...
Could you give us some advice on this?

Or could we move the restoring of the pending states (include the sync
from guest RAM and the transfer to HW) to the GIC VM state change handler,
which is completely corresponding to save_pending_tables (more symmetric?)
and don't expose GICv4...

What is "the GIC VM state change handler"? Is that a QEMU thing?

Yeah, it is a a QEMU thing...

quoted

We don't really have that concept in KVM, so I'd appreciate if you could
be a bit more explicit on this.

My thought is to add a new interface (to QEMU) for the restoring of
the pending states, which is completely corresponding to
KVM_DEV_ARM_VGIC_SAVE_PENDING_TABLES...
And it is called from the GIC VM state change handler in QEMU, which
is happening after the restoring (call kvm_vgic_v4_set_forwarding())
but before the starting (running) of the VFIO device.

Right, that makes sense. I still wonder how much the GIC save/restore
stuff differs from other architectures that implement similar features,
such as x86 with VT-D.

I am not familiar with it...

quoted

It is obviously too late to change the userspace interface, but I wonder
whether we missed something at the time.

The interface seems to be really asymmetrical?...

Or is there a possibility that we could know which irq is hw before the VFIO
device calls kvm_vgic_v4_set_forwarding()?

Thanks,
Shenming

quoted

Thanks,

        M.

.

Hi Marc,

I am learning VT-d Posted Interrupt (PI) these days.

As far as I can tell, the posted interrupts are firstly recorded in the Posted
Interrupt Request (*PIR*) field of the Posted Interrupt Descriptor (a temporary
storage area (data structure in memory) which is specific to PI), and when the
vCPU is running, a notification event (host vector) will be generated and sent
to the CPU (the target vCPU is currently scheduled on it), which will cause the
CPU to transfer the posted interrupt in the PIR field to the *Virtual-APIC page*
(a data structure in kvm, the virtual interrupts delivered through kvm are put
here, and it is also accessed by the VMX microcode (the layout matches the register
layout seen by the guest)) of the vCPU and directly deliver it to the vCPU.

So they only have to sync the PIR field to the Virtual-APIC page for the migration
saving, and do nothing for the resuming...

Besides, on x86 the setting of the IRQ bypass is independent of the VM interrupt
setup...

Not sure if I have missed something.

In addition, I found that the enabling of the vAPIC is at the end of the migration
(just before the VM start) on x86. So I am wondering if we could move the calling
of *vgic_enable_lpis()* back, and transfer the pending state to the VPT there if the
irq is hw (and I think the semantics of this function should include the transfer).
In fact, this function is dependent on the restoring of the vgic(lpi_list)...

After exploration, there seems to be no perfect place to transfer the pending states
to HW in order to be compatible with the existing interface and under the current
architecture, but we have to choose one solution?

Thanks,
Shenming

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel