Re: [PATCH 1/1] clk: aspeed: modify some default clks are critical
From: Joel Stanley <joel@jms.id.au>
Date: 2020-10-14 09:04:55
Also in:
linux-aspeed, linux-clk, lkml
On Wed, 14 Oct 2020 at 02:50, Stephen Boyd [off-list ref] wrote:
Quoting Ryan Chen (2020-09-28 00:01:08)quoted
In ASPEED SoC LCLK is LPC clock for all SuperIO device, UART1/UART2 are default for Host SuperIO UART device, eSPI clk for Host eSPI bus access eSPI slave channel, those clks can't be disable should keep default, otherwise will affect Host side access SuperIO and SPI slave device. Signed-off-by: Ryan Chen <ryan_chen@aspeedtech.com> ---Is there resolution on this thread?
Not yet. We have a system where the BMC (management controller) controls some clocks, but the peripherals that it's clocking are outside the BMC's control. In this case, the host processor us using some UARTs and what not independent of any code running on the BMC. Ryan wants to have them marked as critical so the BMC never powers them down. However, there are systems that don't use this part of the soc, so for those implementations they are not critical and Linux on the BMC can turn them off. Do you have any thoughts? Has anyone solved a similar problem already? Cheers, Joel _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel