Thread (9 messages) flat view 9 messages, 3 authors, 2018-06-06
STALE3034d

[PATCH] arm64: alternative:flush cache with unpatched code

From: Will Deacon <hidden>
Date: 2018-06-06 15:44:56

On Tue, Jun 05, 2018 at 05:07:54PM +0000, Alexander Van Brunt wrote:
quoted
1. Boot. This happens once, and we end up putting *all* secondary cores into
   a tight loop anyway, so I don't see that the performance of
   __flush_icache_all is relevant
Native boot happens once. But, each VM that boots will slow down all of
the other VM's on the system. A VM boot can happen thousands of times.

I really don't want to cause the whole system to hiccup for a millisecond
or more when there are only a few cache lines that need to be invalidated.
You know we already do this on boot, right? If it's a real issue, I'd argue
that it's the hypervisor's problem to solve.

Anyway, please can you back this up with some real numbers that show the
impact on a real use-case? It feels like we've quickly getting into
hypothetical territory here because you have a instinctive dislike for full
I-cache invalidation.

Will
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help