[PATCH] clk: hi3660: fix incorrect uart3 clock freqency
From: Stephen Boyd <hidden>
Date: 2017-11-11 02:44:54
Also in:
linux-clk, lkml
From: Stephen Boyd <hidden>
Date: 2017-11-11 02:44:54
Also in:
linux-clk, lkml
On 08/07, Guodong Xu wrote:
From: Zhong Kaihua <redacted> UART3 clock rate is doubled in previous commit. This error is not detected until recently a mezzanine board which makes real use of uart3 port (through LS connector of 96boards) was setup and tested on hi3660-hikey960 board. This patch changes clock source rate of clk_factor_uart3 to 100000000. Signed-off-by: Zhong Kaihua <redacted> Signed-off-by: Guodong Xu <redacted> ---
Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project