Hi Vinod,
-----Original Message-----
From: dmaengine-owner at vger.kernel.org [mailto:dmaengine-
owner at vger.kernel.org] On Behalf Of Koul, Vinod
Sent: Monday, October 05, 2015 7:40 PM
To: Appana Durga Kedareswara Rao
Cc: linux-kernel at vger.kernel.org; Anirudha Sarangi; Michal Simek; Williams, Dan
J; Soren Brinkmann; dmaengine at vger.kernel.org; linux-arm-
kernel at lists.infradead.org; arnd at arndb.de
Subject: Re: [PATCH v6 2/2] dmaengine: Add Xilinx AXI Central Direct Memory
Access Engine driver support
On Mon, 2015-10-05 at 13:50 +0000, Appana Durga Kedareswara Rao wrote:
quoted
quoted
On Mon, Sep 07, 2015 at 06:03:18PM +0530, Kedareswara rao Appana
wrote:
quoted
quoted
quoted
This is the driver for the AXI Central Direct Memory Access (AXI
CDMA) core, which is a soft Xilinx IP core that provides
high-bandwidth Direct Memory Access (DMA) between a memory-mapped
source address and a memory-mapped destination address.
Where is the 1/2 here ? I have only this one in my mails..
You are there in the 1/2 not the dmaengine at vger.kernel.org.
The threading is broken in your patch series. ON searching I found the 1/2.
Please make sure patch series are threaded properly.
Sorry for the noise will take care from the next series onwards.
Regards,
Kedar.
--
~Vinod
N r y b X ?v ^ )?{.n + )?{ay
?? ,j f h z
w j:+v w j m zZ+ ?j" !
i