Thread (20 messages) 20 messages, 4 authors, 2015-02-25
STALE4234d

Revision v10 of 13 in this series.

Revisions (13)
  1. v7 [diff vs current]
  2. v9 [diff vs current]
  3. v9 [diff vs current]
  4. v9 [diff vs current]
  5. v9 [diff vs current]
  6. v9 [diff vs current]
  7. v10 [diff vs current]
  8. v10 [diff vs current]
  9. v10 current
  10. v10 [diff vs current]
  11. v10 [diff vs current]
  12. v10 [diff vs current]
  13. v11 [diff vs current]

[PATCH v10 4/6] ARM: add vdso user-space code

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2015-02-13 10:54:47

On Fri, Feb 13, 2015 at 04:36:25AM +0000, Venkappa Mala wrote:
Nathan Lynch <nathan_lynch <at> mentor.com> writes:
quoted
+#ifdef CONFIG_ARM_ARCH_TIMER
+
+static notrace u64 get_ns(struct vdso_data *vdata)
+{
+	u64 cycle_delta;
+	u64 cycle_now;
+	u64 nsec;
+
+	cycle_now = arch_counter_get_cntvct();
Regarding ARM:vDSO, I have enabled your patch set on Cortex-A7/ARMv7, 
the vDSO is up and running using generic arch timer using physical 
counter but not with VCT.
I anticipate, the issue could be due to VCT cycles.
[...]
Perhaps, either we need to revise the vDSO frame work to choose VCT or 
PCT dynamically Otherwise CNTVOFF reset to be zero but CNTVOFF could not 
be accessed in SVC mode (PL1).
I assume on your platform, the DT also contains
"arm,cpu-registers-not-fw-configured". In such case, the VDSO
optimisation for gettimeofday should just be disabled (as it would be if
the generic timers are not present). Really, just fix the firmware.

-- 
Catalin
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help