On 02/12/2015 03:54 PM, Peter De Schrijver wrote:

On Thu, Jan 08, 2015 at 03:22:04PM +0200, Mikko Perttunen wrote:

quoted

From: Tuomas Tynkkynen <redacted>

The DFLL is the main clocksource for the fast CPU cluster on Tegra124
and also provides automatic CPU rail voltage scaling as well. The DFLL
is a separate IP block from the usual Tegra124 clock-and-reset
controller, so it gets its own node in the device tree.

Please add devicetree at vger.kernel.org to the next CC list.

Will do. Thanks for the acks!

Peter.
--
To unsubscribe from this list: send the line "unsubscribe linux-tegra" in
the body of a message to majordomo at vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html