Hi Feng,
+
+.Lcpy_not_short:
+ /*
+ * We don't much care about the alignment of DST, but we want SRC
+ * to be 128-bit (16 byte) aligned so that we don't cross cache line
+ * boundaries on both loads and stores.
+ */
Could you please tell why is destination alignment not an issue? Is
this a generic implementation that you are referring to or specific to
your platform?
--
1.9.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel at lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel