[PATCH v3 2/9] clk: sunxi: Fix gate indexing for sun6i-a31-apb0-gates
From: Maxime Ripard <hidden>
Date: 2014-07-07 08:54:11
Also in:
linux-devicetree, linux-serial
From: Maxime Ripard <hidden>
Date: 2014-07-07 08:54:11
Also in:
linux-devicetree, linux-serial
On Thu, Jul 03, 2014 at 10:55:42PM +0800, Chen-Yu Tsai wrote:
sun6i-a31-apb0-gates supports using clock-indices for holes between individual gates. However, the driver passes the number of gates registered in clk_data->clk_num, which of_clk_src_onecell_get uses to recognize the range of valid indices a consumer can use. This patch makes the driver pass the maximum gate index + 1, so of_clk_src_onecell_get does not complain about indices greater than gates registered. This was tested on the A23 SoC, which has a similar APB0 clock, but has holes for gates to removed IP blocks. Signed-off-by: Chen-Yu Tsai <redacted> Acked-by: Maxime Ripard <redacted>
Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 819 bytes Desc: Digital signature URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140707/93470351/attachment-0001.sig>