[PATCH v2 05/11] ARM: dts: zynq: Add QSPI for Parallella
From: Harini Katakam <hidden>
Date: 2014-07-25 10:47:41
Also in:
linux-devicetree, lkml
Hi,
-----Original Message----- From: Harini Katakam Sent: Friday, July 25, 2014 4:01 PM To: 'Michal Simek'; Andreas F?rber; monstr at monstr.eu; Soren Brinkmann Cc: Michal Simek; Andreas Olofsson; Matteo Vit; Sean Rickerd; devicetree at vger.kernel.org; linux-arm-kernel at lists.infradead.org; linux- kernel at vger.kernel.org; Rob Herring; Pawel Moll; Mark Rutland; Ian Campbell; Kumar Gala; Russell King Subject: RE: [PATCH v2 05/11] ARM: dts: zynq: Add QSPI for Parallella Hi,quoted
-----Original Message----- From: Michal Simek [mailto:michal.simek at xilinx.com] Sent: Friday, July 25, 2014 3:08 PM To: Andreas F?rber; monstr at monstr.eu; Soren Brinkmann Cc: Harini Katakam; Michal Simek; Andreas Olofsson; Matteo Vit; Sean Rickerd; devicetree at vger.kernel.org; linux-arm-kernel at lists.infradead.org;quoted
linux-kernel at vger.kernel.org; Rob Herring; Pawel Moll; Mark Rutland; Ian Campbell; Kumar Gala; Russell King Subject: Re: [PATCH v2 05/11] ARM: dts: zynq: Add QSPI for Parallella On 07/25/2014 10:42 AM, Andreas F?rber wrote:quoted
Am 25.07.2014 09:59, schrieb Michal Simek:quoted
On 07/25/2014 01:18 AM, S?ren Brinkmann wrote:quoted
On Fri, 2014-07-25 at 01:00AM +0200, Andreas F?rber wrote:quoted
Prepare SPI0 and SPI1 while at it.quoted
Patch subject is incorrect. You are adding SPI and QSPI.Yes, it originally added only QSPI, but I considered it a good deed to add SPI as well while already reading that part of the TRM. :)quoted
quoted
quoted
Signed-off-by: Andreas F?rber <afaerber@suse.de> --- v2: New arch/arm/boot/dts/zynq-7000.dtsi | 37 +++++++++++++++++++++++++++++++++++ arch/arm/boot/dts/zynq-parallella.dts | 4 ++++ 2 files changed, 41 insertions(+)diff --git a/arch/arm/boot/dts/zynq-7000.dtsib/arch/arm/boot/dts/zynq-7000.dtsi index 8fd826a..eed3df0 100644 --- a/arch/arm/boot/dts/zynq-7000.dtsi +++ b/arch/arm/boot/dts/zynq-7000.dtsi @@ -122,6 +122,30 @@ interrupts = <0 50 4>; }; + spi0: spi at e0006000 { + compatible ="xlnx,zynq-spi-r1p6";quoted
quoted
quoted
quoted
+ reg = <0xe0006000 0x1000>; +statusquoted
= "disabled"; +quoted
quoted
quoted
quoted
interrupt-parent = <&intc>; + interrupts = <0 26 4>;+quoted
quoted
quoted
quoted
clocks = <&clkc 25>, <&clkc 34>; + clock-names=quoted
"ref_clk",quoted
quoted
quoted
quoted
"pclk"; + #address-cells = <1>; + #size-cells = <0>; + };quoted
quoted
quoted
quoted
+ + spi1: spi at e0007000 { + compatible = "xlnx,zynq-spi-r1p6"; + reg = <0xe0007000 0x1000>; +statusquoted
quoted
quoted
quoted
= "disabled"; + interrupt-parent = <&intc>; +interrupts =quoted
quoted
quoted
quoted
<0 49 4>; + clocks = <&clkc 26>, <&clkc 35>; +clock-namesquoted
quoted
quoted
quoted
= "ref_clk", "pclk"; + #address-cells = <1>; +#size-cellsquoted
quoted
quoted
quoted
= <0>; + }; +Until here things look good.quoted
gem0: ethernet at e000b000 { compatible = "cdns,gem"; reg = <0xe000b000 0x4000>; @@ -140,6 +164,19 @@ clock-names = "pclk", "hclk", "tx_clk"; }; + qspi: qspi at e000d000 { +compatible =quoted
quoted
quoted
quoted
quoted
"xlnx,zynq-spi-r1p6"; + reg = <0xe000d000 0x1000>; +statusquoted
quoted
quoted
quoted
= "disabled"; + interrupt-parent = <&intc>; +interrupts =quoted
quoted
quoted
quoted
<0 19 4>; + clocks = <&clkc 10>, <&clkc 43>; +clock-namesquoted
quoted
quoted
quoted
= "ref_clk", "pclk"; + num-cs = <1>; +#address-cells =quoted
quoted
quoted
quoted
<1>; + #size-cells = <0>; + }; +I'm not sure what the status of this driver is. I think QSPI is still under review on the mailing lists and I don't think we should add this yet.quoted
Driver for qspi is not in the mainline yet but it doesn't mean that this fragment won't work. Harini: Can you please correct me if I am wrong?It can be added but it will have to be disabled as there is no qspi driver at the moment in mainline.
The cadence spi driver can't be used for qspi directly. It?s better not to add qspi now. Once qspi driver is in mainline, qspi can be added with the corresponding compatibility string. Regards, Harini