Thread (14 messages) 14 messages, 3 authors, 2013-08-20
STALE4691d

[PATCH 1/5] clk: tegra: Correct sbc mux width & parent

From: Mark Zhang <hidden>
Date: 2013-08-08 01:26:16
Also in: linux-tegra

On 08/08/2013 12:56 AM, Stephen Warren wrote:
On 08/07/2013 05:25 AM, Mark Zhang wrote:
quoted
T114 sbc1-sbc6 have more possible parent clocks than t30.
So correct the parents and mux width for them.
s/T114/Tegra114/ s/t30/Tegra30/
Got it.
quoted
diff --git a/drivers/clk/tegra/clk-tegra114.c b/drivers/clk/tegra/clk-tegra114.c
quoted
-	TEGRA_INIT_DATA_MUX("sbc1", NULL, "tegra11-spi.0", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_SBC1, 41, &periph_h_regs, TEGRA_PERIPH_ON_APB, sbc1),
...
quoted
+	TEGRA_INIT_DATA_MUX8("sbc1", NULL, "tegra11-spi.0", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC1, 41, &periph_h_regs, TEGRA_PERIPH_ON_APB, sbc1),
This isn't a comment on this patch, but sometime later, can we remove
those device names from these entries? They're wrong on many different
levels, and shouldn't be required now that all our devices get clocks
from DT.
Correct. Actually they're useless if all drivers get their clocks via
DT. Just as you said, we can do it later and will rewrite all clock
declarations at that time.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help