2012/10/12 Catalin Marinas [off-list ref]
On Fri, Oct 12, 2012 at 11:51:07AM +0100, Li Haifeng wrote:
quoted
For flush all data cache, the flush action begins from Level 0, then
increase
quoted
cache level by 1.
But in function v7_flush_dcache_all, the step is 2. IOW, it will just
flush
quoted
0,2,4,6 level cache.
As the following code, the step is stored in r10, and the increase line
is "add
quoted
r10, r10, #2".
That's because the cache level is written in the CSSELR bits 3:1 (so no
bit 0). When the levels of cache is calculated (r3), it is also 2x.
Great, Thanks very much.
--
Catalin
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20121013/125a1cb6/attachment-0001.html>