Thread (1 message) 1 message, 1 author, 2012-10-04

some question about armv7 cache operations

From: loody <hidden>
Date: 2012-10-04 06:38:54

hi all:
After studying Arm v7 document and trace kernel source code, I cannot
find any instruction which can tell us the tag and data value at
specific index/way.
Take v7 data cache for example,
we use
MCR     p15, 0, r11, c7, c6, 2

to invalidate data cache by set/way, where r11 put set/way format.

but if I need to know the tag/data value in set/way what r11 content,
is there any command I can adopt?

--
Regards,


-- 
Regards,
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help