On Mon, Jun 20 2011, Greg KH wrote:

On Fri, Jun 17, 2011 at 01:55:38PM -0700, Jeff Ohlstein wrote:

quoted

Some msm targets have timers whose lower bits are unreliable. So, we
present our timers as lower frequency than they actually are, and ignore
the bottom 5 bits on such targets. This compensation was erroneously
removed from the msm_read_timer_count function, so restore it.

This was broken by 94790ec25 "msm: timer: SMP timer support for msm".

Signed-off-by: Jeff Ohlstein <redacted>
---
 arch/arm/mach-msm/timer.c |    6 +++++-
 1 files changed, 5 insertions(+), 1 deletions(-)

<formletter>

This is not the correct way to submit patches for inclusion in the
stable kernel tree.  Please read Documentation/stable_kernel_rules.txt
for how to do this properly.

</formletter>

I don't think this patch was intended for stable in the first place.
Jeff, this is a fix for 3.0-rcx, right?

David

-- 
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.