Thread (6 messages) 6 messages, 2 authors, 2011-02-18
DORMANTno replies
Revisions (3)
  1. v1 [diff vs current]
  2. v1 [diff vs current]
  3. v1 current

[PATCH 1/3] ARM: Tegra: Add pll_d table entries for 252MHz

From: Stephen Warren <hidden>
Date: 2011-02-18 23:48:43
Also in: linux-tegra

Erik Gilling wrote at Friday, February 18, 2011 4:46 PM:
These look good.  Have you run these through a CTS tester at 720x480
and 1280x720?  We pass those now and I want to make sure there's not
regressions.  We're supposed to be getting one in a week or two.  If
you haven't run it by then, I'll run a pass with these then merge.
Unfortunately, I don't have one available, so no.

(although I don't believe I made any changes to clocking, CTS, or N
for those two modes, just 640x480).

Thanks for the review and offer to test!
Cheers,
   Erik

On Fri, Feb 18, 2011 at 3:18 PM, Stephen Warren [off-list ref]
wrote:
quoted
This rate is required for correct generation of 640x480 HDMI video;
see subsequent patches.

Note: I tested the entry with 12MHz input. The other entries are untested,
but appear logically correct. However, I'm not familiar enough with PLLs
to know if they perhaps exceed the PLL VCO frequency, nor whether the
cpcon values are strictly correct.

Signed-off-by: Stephen Warren <redacted>
---
?arch/arm/mach-tegra/tegra2_clocks.c | ? ?5 +++++
?1 files changed, 5 insertions(+), 0 deletions(-)
-- 
Nvpublic
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help