Thread (75 messages) flat view 75 messages, 13 authors, 2011-01-08
STALE5686d

Revision v1 of 6 in this series.

Revisions (6)
  1. v1 [diff vs current]
  2. v1 [diff vs current]
  3. v1 [diff vs current]
  4. v1 [diff vs current]
  5. v1 [diff vs current]
  6. v1 current

[PATCH 0/40] Complete set of clocksource/sched_clock patches

From: Russell King - ARM Linux <hidden>
Date: 2010-12-19 14:49:50
Also in: linux-omap, linux-samsung-soc

On Sun, Dec 19, 2010 at 03:05:56PM +0100, Mikael Pettersson wrote:
tmr = timer mode register
tcr = timer counter register
trr = timer reload register

When a timer is in periodic mode it reloads itself from its reload
register when the counter register decrements to zero.
Ok.
 >  Does trr need to be written in
 > ->set_mode (if so that's another bug in this code)?

trr{0,1} need not and should not be changed after iop_time_init().
It sounds like trr0 needs to be written in ->set_mode's
CLOCK_EVT_MODE_PERIODIC path then, because with my patch, we never set
this register.  Or will trr0 be updated when we write tcr0 ?
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help