Thread (3 messages) 3 messages, 2 authors, 2010-03-02
DORMANTno replies
Revisions (6)
  1. v1 [diff vs current]
  2. v1 current
  3. v3 [diff vs current]
  4. v4 [diff vs current]
  5. v4 [diff vs current]
  6. v5 [diff vs current]

[PATCH 0/4] ARM mandatory barriers

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2010-03-02 09:58:36

On Tue, 2010-03-02 at 09:50 +0000, Linus Walleij wrote:
2010/2/23 Catalin Marinas [off-list ref]:
quoted
This is a follow up to a previous patch I posted on the implementation
of the mandatory barriers on ARM. The third patch adds support for the
L2x0 cache sync operation and the last patch implements the
RealView-specific mandatory barriers.
Catalin what is the status of these patches? I don't find them in the
patch tracker, are they being reworked? (Sorry if I missed some of the
discussion here...)
They are being slightly reworked. The latest version is in my devel
branch (the top four patches currently):

http://linux-arm.org/git?p=linux-2.6.git;a=shortlog;h=refs/heads/devel

I think the main issue is whether the smp_mb() should be a DSB or a DMB.
Some drivers assume it's a DSB but this would have performance issues on
other usage models of this barrier where DMB would be enough.

I'll take this today to linux-arch for some clarification and I should
hopefully repost a new set of patches by the end of the week.

-- 
Catalin
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help