Re: [PATCH v8 2/2] ACPI: Add quirks for AMD Renoir/Lucienne CPUs to force the D3 hint

[PATCH v8 1/2] ACPI: Check StorageD3Enable _DSD property in ACPI code · Mario Limonciello <mario.limonciello@amd.com> · 2021-06-09
[PATCH v8 2/2] ACPI: Add quirks for AMD Renoir/Lucienne CPUs to force the D3 hint · Mario Limonciello <mario.limonciello@amd.com> · 2021-06-09
Re: [PATCH v8 2/2] ACPI: Add quirks for AMD Renoir/Lucienne CPUs to force the D3 hint · "Limonciello, Mario" <mario.limonciello@amd.com> · 2021-06-15
Re: [PATCH v8 2/2] ACPI: Add quirks for AMD Renoir/Lucienne CPUs to force the D3 hint · Christoph Hellwig <hch@lst.de> · 2021-06-15
Re: [PATCH v8 1/2] ACPI: Check StorageD3Enable _DSD property in ACPI code · Christoph Hellwig <hch@lst.de> · 2021-06-15

From: Christoph Hellwig <hch@lst.de>
Date: 2021-06-15 15:46:51
Also in: linux-nvme

On Mon, Jun 14, 2021 at 09:02:36PM -0500, Limonciello, Mario wrote:

Christoph, Keith ping on this series.  Any other thoughts?
If it's good can you take this in for nvme-5.14 since Rafael mentioned
the conflict from the other StorageD3Enable commit in nvme-5.14?

I'll queue it up for nvme-5.14.  I was planning to do a run today.

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help