Thread (36 messages) 36 messages, 6 authors, 2021-03-15
STALE1945d

[PATCH 2/2] fixup! RISC-V: add 64-bit support

From: Ahmad Fatoum <hidden>
Date: 2021-03-14 13:04:17
Subsystem: risc-v architecture, the rest · Maintainers: Paul Walmsley, Palmer Dabbelt, Albert Ou, Linus Torvalds

We don't yet require support for float and atomic ops, so remove
their letter.

Suggested-by: Rouven Czerwinski <redacted>
Signed-off-by: Ahmad Fatoum <redacted>
---
 arch/riscv/Makefile | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/riscv/Makefile b/arch/riscv/Makefile
index 133e43af41bf..6df7d9d9eeac 100644
--- a/arch/riscv/Makefile
+++ b/arch/riscv/Makefile
@@ -6,7 +6,7 @@ ifeq ($(CONFIG_ARCH_RV32I),y)
 	riscv-cflags-y += -march=rv32im -mabi=ilp32
 	riscv-ldflags-y += -melf32lriscv
 else
-	riscv-cflags-y += -march=rv64imafd  -mabi=lp64
+	riscv-cflags-y += -march=rv64im  -mabi=lp64
 	riscv-ldflags-y += -melf64lriscv
 endif
 
-- 
2.30.0


_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help