From: Alex Elder <hidden> Date: 2021-12-10 22:31:31
The SDX55 SoC has IPA v4.5. It currently represents the path
between IPA and main memory using two consecutive interconnects.
This was an optimization--not required for correct operation--and
complicates things unnecessarily. It also does not conform to the
IPA binding (as pointed out by David Heidelberg).
This series fixes this by combining the two interconnects into one.
Version 2 simply adds a few missed e-mail addressees; there is no
change to the patch content.
-Alex
Alex Elder (2):
ARM: dts: qcom: sdx55: fix IPA interconnect definitions
net: ipa: fix IPA v4.5 interconnect data
arch/arm/boot/dts/qcom-sdx55.dtsi | 6 ++----
drivers/net/ipa/ipa_data-v4.5.c | 7 +------
2 files changed, 3 insertions(+), 10 deletions(-)
--
2.32.0
From: Alex Elder <hidden> Date: 2021-12-10 22:31:39
The first two interconnects defined for IPA on the SDX55 SoC are
really two parts of what should be represented as a single path
between IPA and system memory.
Fix this by combining the "memory-a" and "memory-b" interconnects
into a single "memory" interconnect.
Reported-by: David Heidelberg <david@ixit.cz>
Tested-by: Manivannan Sadhasivam <redacted>
Signed-off-by: Alex Elder <redacted>
---
arch/arm/boot/dts/qcom-sdx55.dtsi | 6 ++----
1 file changed, 2 insertions(+), 4 deletions(-)
From: Alex Elder <hidden> Date: 2021-12-10 22:31:41
Update the definition of the IPA interconnects for IPA v4.5 so
the path between IPA and system memory is represented by a single
"memory" interconnect.
Tested-by: Manivannan Sadhasivam <redacted>
Signed-off-by: Alex Elder <redacted>
---
drivers/net/ipa/ipa_data-v4.5.c | 7 +------
1 file changed, 1 insertion(+), 6 deletions(-)
@@ -420,15 +420,10 @@ static const struct ipa_mem_data ipa_mem_data = {/* Interconnect rates are in 1000 byte/second units */staticconststructipa_interconnect_dataipa_interconnect_data[]={{-.name="memory-a",+.name="memory",.peak_bandwidth=600000,/* 600 MBps */.average_bandwidth=150000,/* 150 MBps */},-{-.name="memory-b",-.peak_bandwidth=1804000,/* 1.804 GBps */-.average_bandwidth=150000,/* 150 MBps */-},/* Average rate is unused for the next two interconnects */{.name="imem",
Hello:
This series was applied to netdev/net-next.git (master)
by David S. Miller [off-list ref]:
On Fri, 10 Dec 2021 16:31:21 -0600 you wrote:
The SDX55 SoC has IPA v4.5. It currently represents the path
between IPA and main memory using two consecutive interconnects.
This was an optimization--not required for correct operation--and
complicates things unnecessarily. It also does not conform to the
IPA binding (as pointed out by David Heidelberg).
This series fixes this by combining the two interconnects into one.
[...]