RE: Linux on Virtex4

Aiden,

The cache issue I was referring to is the errata 213 that you tried.
I'll ask around regarding the silicon issue - I don't know if there is a
workaround for this on that board.

-Rick

-----Original Message-----
From: Aidan Williams [mailto:aidan@nicta.com.au]=20
Sent: Wednesday, June 21, 2006 2:47 AM
To: Rick Moleres
Cc: Martin, Tim; linuxppc-embedded@ozlabs.org
Subject: Re: Linux on Virtex4

Rick Moleres wrote:

There's also a Linux 2.4 patch provided with the ML403 PPC reference
design on the Xilinx website
(http://www.xilinx.com/products/boards/ml403/reference_designs.htm)

that

takes care of a Virtex-4 PPC cache issue (CCR0 register).  Have you
applied this?
=20

Rick, which cache issue are you referring to?

I tried setting the CCR0 bits in accordance with:

   "Solution 10: CPU_213: Incorrect data might be
    flushed from the data cache"

but that didn't fix things in my case for the Avnet FX12 MiniModule.


I'm pretty sure that the FX12-MM strikes:

   "Solution 13: The return of a cacheline transaction that
    is not target word first (non-target word first) can
    cause data corruption in the PPC405 Core data cache in
    Virtex-4 FX devices."

For which the only solutions mentioned are to run without caches or get=20
a fixed chip.


As I understand it, the memory controller for this board must be on the=20
OPB because the memory is 16-bit.  Is there any way to move the memory=20
controller to the PLB thus avoiding the cache problem (for RAM at
least)?

- aidan