RE: VirtexIIPro, caches

Hi Emanuel,

Without the MMU on, please check the ICCI and DCCI registers.
These give 128 MB resolution.

With the MMU on, caching is on a per-page basis; check the
TLB_W and TLB_I flags of each TLB entry.

-----Original Message-----
From: owner-linuxppc-embedded@lists.linuxppc.org
[mailto:owner-linuxppc-embedded@lists.linuxppc.org]
Sent: Tuesday, May 04, 2004 8:41 AM
To: linuxppc-embedded@lists.linuxppc.org
Subject: VirtexIIPro, caches



Hi all,
is there an easy way to check if the caches are all enabled ?
I have some performance problems and I'm trying to figure out
where it is coming from ...

cheers & thanks


** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/