From: Michal Simek <hidden> Date: 2021-06-25 10:48:39
Hi,
this small series add support for enabling PCIe reference clock by driver.
Thanks,
Michal
Changes in v3:
- use PCIe instead of pcie
- add stable cc
- update commit message - reported by Krzysztof
Changes in v2:
- new patch in this series because I found that it has never been sent
- Update commit message - reported by Krzysztof
- Check return value from clk_prepare_enable() - reported by Krzysztof
Hyun Kwon (1):
PCI: xilinx-nwl: Enable the clock through CCF
Michal Simek (1):
dt-bindings: pci: xilinx-nwl: Document optional clock property
.../devicetree/bindings/pci/xilinx-nwl-pcie.txt | 1 +
drivers/pci/controller/pcie-xilinx-nwl.c | 12 ++++++++++++
2 files changed, 13 insertions(+)
--
2.32.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
From: Michal Simek <hidden> Date: 2021-06-25 10:48:43
Clock property hasn't been documented in binding document but it is used
for quite a long time where clock was specified by commit 9c8a47b484ed
("arm64: dts: xilinx: Add the clock nodes for zynqmp").
Signed-off-by: Michal Simek <redacted>
---
(no changes since v2)
Changes in v2:
- new patch in this series because I found that it has never been sent
Bharat: Can you please start to work on converting it to yaml?
---
Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt | 1 +
1 file changed, 1 insertion(+)
From: Michal Simek <hidden> Date: 2021-06-25 10:48:47
From: Hyun Kwon <redacted>
Enable PCIe reference clock. There is no remove function that's why
this should be enough for simple operation.
Normally this clock is enabled by default by firmware but there are
usecases where this clock should be enabled by driver itself.
It is also good that PCIe clock is recorded in a clock framework.
Fixes: ab597d35ef11 ("PCI: xilinx-nwl: Add support for Xilinx NWL PCIe Host Controller")
Cc: stable@vger.kernel.org
Signed-off-by: Hyun Kwon <redacted>
Signed-off-by: Bharat Kumar Gogada <redacted>
Signed-off-by: Michal Simek <redacted>
---
Changes in v3:
- use PCIe instead of pcie
- add stable cc
- update commit message - reported by Krzysztof
Changes in v2:
- Update commit message - reported by Krzysztof
- Check return value from clk_prepare_enable() - reported by Krzysztof
drivers/pci/controller/pcie-xilinx-nwl.c | 12 ++++++++++++
1 file changed, 12 insertions(+)
From: Rob Herring <robh@kernel.org> Date: 2021-07-14 19:58:35
On Fri, 25 Jun 2021 12:48:22 +0200, Michal Simek wrote:
Clock property hasn't been documented in binding document but it is used
for quite a long time where clock was specified by commit 9c8a47b484ed
("arm64: dts: xilinx: Add the clock nodes for zynqmp").
Signed-off-by: Michal Simek <redacted>
---
(no changes since v2)
Changes in v2:
- new patch in this series because I found that it has never been sent
Bharat: Can you please start to work on converting it to yaml?
---
Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt | 1 +
1 file changed, 1 insertion(+)
From: Michal Simek <monstr@monstr.eu> Date: 2021-08-06 10:28:38
Hi Bjorn and Krzysztof,
pá 25. 6. 2021 v 12:48 odesílatel Michal Simek [off-list ref] napsal:
Hi,
this small series add support for enabling PCIe reference clock by driver.
Thanks,
Michal
Changes in v3:
- use PCIe instead of pcie
- add stable cc
- update commit message - reported by Krzysztof
Changes in v2:
- new patch in this series because I found that it has never been sent
- Update commit message - reported by Krzysztof
- Check return value from clk_prepare_enable() - reported by Krzysztof
Hyun Kwon (1):
PCI: xilinx-nwl: Enable the clock through CCF
Michal Simek (1):
dt-bindings: pci: xilinx-nwl: Document optional clock property
.../devicetree/bindings/pci/xilinx-nwl-pcie.txt | 1 +
drivers/pci/controller/pcie-xilinx-nwl.c | 12 ++++++++++++
2 files changed, 13 insertions(+)
--
2.32.0
Can you please take a look at this series?
Thanks,
Michal
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
From: Lorenzo Pieralisi <hidden> Date: 2021-08-13 14:40:39
On Fri, 25 Jun 2021 12:48:21 +0200, Michal Simek wrote:
this small series add support for enabling PCIe reference clock by driver.
Thanks,
Michal
Changes in v3:
- use PCIe instead of pcie
- add stable cc
- update commit message - reported by Krzysztof
[...]