From: Lars Povlsen <hidden> Date: 2021-02-03 12:40:39
This patch fixes using a wrong register offset when configuring an IRQ
trigger type.
Fixes: be2dc859abd4 ("pinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5)")
Reported-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Signed-off-by: Lars Povlsen <redacted>
---
drivers/pinctrl/pinctrl-microchip-sgpio.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
@@ -574,7 +574,7 @@ static void microchip_sgpio_irq_settype(struct irq_data *data,/* Type value spread over 2 registers sets: low, high bit */sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,addr.bit,BIT(addr.port),(!!(type&0x1))<<addr.port);-sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER+SGPIO_MAX_BITS,addr.bit,+sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,SGPIO_MAX_BITS+addr.bit,BIT(addr.port),(!!(type&0x2))<<addr.port);if(type==SGPIO_INT_TRG_LEVEL)--
From: Gustavo A. R. Silva <hidden> Date: 2021-02-03 12:53:12
On 2/3/21 06:38, Lars Povlsen wrote:
This patch fixes using a wrong register offset when configuring an IRQ
trigger type.
Fixes: be2dc859abd4 ("pinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5)")
Reported-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Signed-off-by: Lars Povlsen <redacted>
Reviewed-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Thanks
--
Gustavo
@@ -574,7 +574,7 @@ static void microchip_sgpio_irq_settype(struct irq_data *data,/* Type value spread over 2 registers sets: low, high bit */sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,addr.bit,BIT(addr.port),(!!(type&0x1))<<addr.port);-sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER+SGPIO_MAX_BITS,addr.bit,+sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,SGPIO_MAX_BITS+addr.bit,BIT(addr.port),(!!(type&0x2))<<addr.port);if(type==SGPIO_INT_TRG_LEVEL)--
From: Gustavo A. R. Silva <hidden> Date: 2021-02-11 12:20:57
On 2/3/21 06:38, Lars Povlsen wrote:
This patch fixes using a wrong register offset when configuring an IRQ
trigger type.
Fixes: be2dc859abd4 ("pinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5)")
Reported-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Signed-off-by: Lars Povlsen <redacted>
Reviewed-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Thanks
--
Gustavo
@@ -574,7 +574,7 @@ static void microchip_sgpio_irq_settype(struct irq_data *data,/* Type value spread over 2 registers sets: low, high bit */sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,addr.bit,BIT(addr.port),(!!(type&0x1))<<addr.port);-sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER+SGPIO_MAX_BITS,addr.bit,+sgpio_clrsetbits(bank->priv,REG_INT_TRIGGER,SGPIO_MAX_BITS+addr.bit,BIT(addr.port),(!!(type&0x2))<<addr.port);if(type==SGPIO_INT_TRG_LEVEL)--
On Wed, Feb 3, 2021 at 1:38 PM Lars Povlsen [off-list ref] wrote:
This patch fixes using a wrong register offset when configuring an IRQ
trigger type.
Fixes: be2dc859abd4 ("pinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5)")
Reported-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Signed-off-by: Lars Povlsen <redacted>
Patch applied for fixes. Sorry for the delay.
Yours,
Linus Walleij
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
From: Gustavo A. R. Silva <hidden> Date: 2021-03-01 15:12:31
On 3/1/21 08:59, Linus Walleij wrote:
On Wed, Feb 3, 2021 at 1:38 PM Lars Povlsen [off-list ref] wrote:
quoted
This patch fixes using a wrong register offset when configuring an IRQ
trigger type.
Fixes: be2dc859abd4 ("pinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5)")
Reported-by: Gustavo A. R. Silva <gustavoars@kernel.org>
Signed-off-by: Lars Povlsen <redacted>