Thread (29 messages) 29 messages, 10 authors, 2020-03-11

RE: [PATCH] vfs: keep inodes with page cache off the inode shrinker LRU

From: Chris Paterson <hidden>
Date: 2020-02-20 14:35:21
Also in: cip-dev, linux-fsdevel, linux-mm, lkml

Hello,
From: Arnd Bergmann <arnd@arndb.de>
Sent: 16 February 2020 20:38

On Sun, Feb 16, 2020 at 8:54 PM Chris Paterson
[off-list ref] wrote:
quoted
Hello Arnd, Geert,
quoted
From: Geert Uytterhoeven <geert@linux-m68k.org>
Sent: 16 February 2020 09:45
To: Arnd Bergmann <arnd@arndb.de>

Hi Arnd,

On Sat, Feb 15, 2020 at 5:59 PM Arnd Bergmann [off-list ref] wrote:
quoted
On Sat, Feb 15, 2020 at 12:25 PM Geert Uytterhoeven
[off-list ref] wrote:
quoted
On Thu, Feb 13, 2020 at 5:54 PM Arnd Bergmann [off-list ref]
wrote:
quoted
quoted
quoted
On Wed, Feb 12, 2020 at 9:50 AM Russell King - ARM Linux admin
[off-list ref] wrote:
The CIP-supported RZ/G1 SoCs can have up to 4 GiB, typically split
(even
quoted
quoted
quoted
quoted
for 1 GiB or 2 GiB configurations) in two parts, one below and one
above
quoted
quoted
quoted
quoted
the 32-bit physical limit.
Yep. One example is r8a7743-iwg20m.dtsi.
This one has 2x512MB, with half above the 4GiB limit. This means it needs
LPAE to address high physical addresses (which is fine), but it does not need
highmem if one uses an appropriate CONFIG_VMSPLIT_* option.
quoted
quoted
quoted
Good to know. I think there are several other chips that have dual-
channel
quoted
quoted
quoted
DDR3 and thus /can/ support this configuration, but this rarely happens.
Are you aware of commercial products that use a 4GB configuration,
aside
quoted
quoted
from
quoted
the reference board?
iWave Systems make a range of SOM modules using the RZ/G1 SoCs.
I believe there are options for some of these to use 4 GB, although 1 or 2
GB is
quoted
used in the boards we've upstreamed support for.

There are also other SOM vendors (e.g. Emtrion) and end users of RZ/G1,
but I'm not sure of the details.
Both iWave and Emtrion only seem to list boards with 2GB or less on their
websites today (with up to 15 year availability). My guess is that they had
the same problem as everyone else in finding the right memory chips in
the required quantities and/or long-term availability. iWave lists "By default
1GB DDR3 and 4GB eMMC only supported. Contact iWave for memory
expansion support." on some boards, but that doesn't mean they ever
shipped a 4GB configuration.
I probably should have been clearer before - I actually have a couple of iWave RZ/G1M SOM modules with 4GB DDR on them.
However I've never booted them nor do I know what the memory mapping is.

Kind regards, Chris
       Arnd
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help